F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 10/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.2.1.1. FGT Transmitter Buffer and Phase Generator

The transmitter buffer can be programmed to support the taps listed in the following table.

Table 17.  FGT Transmitter PMA Equalizer Parameters for NRZ and PAM4 Modes

Parameter

(Cursor)

Description Rule

Increment and

Decrement Size

Minimum Default Maximum
C-2 Pre-cursor 2 0   +7 0.25
C-1 Pre-cursor 1 0   +15 0.5
C0 Main cursor 0   +47 9 0.5
C+1 Post-cursor 1 0   +19 0.5
9 Provides the maximum TX output swing