F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 10/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.2. F-Tile PMA and FEC Direct Port Mapping Calculator

The F-Tile PMA and FEC Direct Port Mapping Calculator helps you to calculate the following:
  • TX and RX parallel data bus width.
  • Location of TX and RX parallel data bits.
  • Control bits such as data valid.
  • Write enable for TX core interface FIFO
  • RX deskew and data valid for RX Core FIFO in elastic mode.
  • FEC bits such as sync head based on the input configuration.
Note: More information about the FEC bits such as sync head based on the input configuration can be found in Bit Mapping for PMA and FEC Mode PHY TX and RX Datapath .

The Excel-based F-Tile PMA and FEC Direct Parallel Data Mapping Calculator, is available for download at F-Tile PMA and FEC Direct Port Mapping Calculator