FPGA Interface Manager Data Sheet: Intel FPGA Programmable Acceleration Card D5005

Download PDF
ID 683858
Date 8/18/2021
Public

2.4. Reset

Table 5.  Reset Specifications
Subsystem Parameter Value Notes
Resets Min Reset Width 512 pClk cycles Minimum number of pClk clock cycles the FIM holds the AFU in reset.
Related Information
Level Two Title