Serial Lite III Streaming Intel® FPGA IP Core Release Notes

Download PDF
ID 683807
Date 4/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Serial Lite III Streaming Intel FPGA IP Core Release Notes
1. Serial Lite III Streaming Intel FPGA IP Core Release Notes x
1.1. Serial Lite III Streaming Intel FPGA IP Core v20.1.0 1.2. Serial Lite III Streaming Intel FPGA IP Core v20.0.2 1.3. Serial Lite III Streaming Intel FPGA IP Core v20.0.1 1.4. Serial Lite III Streaming Intel FPGA IP Core v20.0 1.5. Serial Lite III Streaming Intel FPGA IP Core v18.1 1.6. SerialLite III Streaming Intel FPGA IP Core v18.0 1.7. Intel FPGA SerialLite III Streaming IP Core v17.1 1.8. SerialLite III Streaming IP Core v17.0 1.9. SerialLite III Streaming IP Core v16.1 1.10. SerialLite III Streaming IP Core v16.0 1.11. SerialLite III Streaming IP Core v15.1 1.12. SerialLite III Streaming IP Core v15.0 1.13. SerialLite III Streaming IP Core v14.1
1. Serial Lite III Streaming Intel FPGA IP Core Release Notes

1.5. Serial Lite III Streaming Intel FPGA IP Core v18.1

Table 5.  v18.1 September 2018
Description Impact
Added E-Tile transceiver support up to 28.0 Gbps data rate with x4 lane.
Note: The Serial Lite III Streaming IP with E-Tile transceiver supports only duplex core.
—
Added the following configuration and status registers:
  • TX Indirect Address
  • TX MAC Status
  • TX Lane#N MAC Status
  • TX Lane#N PCS Status
  • RX Indirect Address
  • RX MAC Status
  • RX Lane#N MAC Status
  • RX Lane#N PCS Status
 —
Added the following bits in RX Error Status Register and RX Error Interrupt Enable Register:
  • Bit 11: RX Data Error
  • Bit 7: RX Adaptation FIFO Overflow
  • Bit 11: RX Data Error Interrupt Enable
  • Bit 7: RX Adaptation FIFO Overflow Interrupt Enable
—
Removed the following bits in RX Error Status Register and RX Error Interrupt Enable Register:
  • Bit 2: RX Loss of Frame Lock
  • Bit 2: RX Loss of Frame Lock Interrupt Enable
 —
Riviera-PRO* simulator is not supported for Serial Lite III Streaming IP with E-Tile transceiver. —
Added simulation, compilation, and hardware design example for Serial Lite III Streaming IP with E-Tile transceiver. —
Related Information
Level Two Title