1.4. Arria 10 Transceiver Native PHY IP Core v14.0 Revision History
| Description | Impact |
|---|---|
| Upgraded to support the new IP Catalog. For more information about the IP Catalog, refer to IP Catalog and Parameter Editor in Introduction to Altera IP Cores. | - |
| Added support for PCS-Direct mode. The PCS-Direct mode enables you to bypass all the internal PCS blocks. | - |
| Changed the maximum data rate supported by GT channels to 28300 Mbps. | - |
| Added support for Embedded debug feature. This feature enables you to write to the PLL control registers and read from status registers for the PLL instances in the design. This feature is available under the Dynamic Reconfiguration tab. | - |
| Changed Enable embedded JTAG AVMM Master parameter to Enable Altera Debug Master Endpoint parameter. | - |
Added the following parameters:
|
- |
| Added Faster Register mode for PCS TX and RX FIFO. | - |
| Changed the parameter Enable Reconfiguration between Standard and Enhanced PCS to Enable Datapath and Interface Reconfiguration. | - |
| Changed the one-time option for CTLE and DFE adaptation mode to Triggered mode. | - |
| Removed Enable tx_enh_fifo_cnt port and Enable rx_enh_fifo_cnt port parameters from the IP Parameter Editor. | - |
| Removed the parameter Device Speed Gradeselection. | - |
| Removed 62.5, 125, 200, and 250 values for PPM detector threshold. | - |
| Enhanced user warnings and information messages. | - |
Added the following presets:
|
- |
Did you find the information on this page useful?
Characters remaining: