F-Tile Interlaken Intel® FPGA IP User Guide

ID 683622
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. Interlaken Look-aside Data Path Flow

The Interlaken Look-aside mode consists of two paths:
  • Interlaken Look-aside TX path
  • Interlaken Look-aside RX path
Each path includes MAC, PCS, and PMA blocks. The PCS blocks are implemented in hard IP.
Figure 10. Interlaken Look-aside Mode Block Diagram for NRZ VariationsThe figure illustrates the eight word data transfer scenario. This figure uses the following conventions:
  • m = Number of lanes
Figure 11. Interlaken Look-aside Mode Block Diagram for PAM4 VariationsThe figure illustrates the eight word data transfer scenario. This figure uses the following conventions:
  • m = Number of lanes