F-Tile Interlaken Intel® FPGA IP User Guide

ID 683622
Date 1/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents In-Band Calendar Bits on Receive Side

The Interlaken IP core receiver logic decodes incoming control words (both burst control words and idle control words) on the incoming Interlaken link. If you turn on Include in-band flow control functionality 3, the receiver logic extracts the calendar pages from the In-Band Flow Control bits and assembles them into the irx_calendar output signal. If you turn off Include in-band flow control functionality, the IP core sets all the bits of irx_calendar to the value of 1, indicating that the IP core is not flow controlling the incoming data on the Interlaken link.

The Interlaken IP core receives the most significant calendar page in a control word with the Reset Calendar bit set, indicating the beginning of the calendar page sequence. The mapping of bits from the control words to the irx_calendar output signal is consistent with the mapping of bits from the itx_calendar input signal to the control words.

On the RX side, your application is responsible for mapping the calendar pages to the corresponding channels, according to any interpretation agreed upon with the Interlaken link partner application in sideband communication. On the TX side, your application is responsible for throttling the data it transfers to the TX user data transfer interface, in response to the agreed upon interpretation of the irx_calendar bits.

3 The Include in-band flow control functionality option is not available when you turn on Enable Interlaken Look-aside mode parameter.