Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Release Notes

ID 683415
Date 4/11/2018


Table 3.  Enhancements in the Intel Acceleration Stack Version 1.0
Area Enhancement
FPGA Interface Manager (FIM) Improved floor plan and included partial reconfiguration (PR) timing constraints to provide more resources for accelerator functions (AFs).

Did you find the information on this page useful?

Characters remaining:

Feedback Message