R-Tile Intel® FPGA IP for PCI Express* IP Core Release Notes

Download PDF
ID 683311
Date 4/11/2024
Public
Document Table of Contents
Document Table of Contents x
1. R-Tile IP for PCI Express IP Core Release Notes
1. R-Tile IP for PCI Express IP Core Release Notes x
1.1. R-Tile IP for PCI Express IP Core v11.2.0 1.2. R-Tile IP for PCI Express IP Core v11.1.0 1.3. R-Tile IP for PCI Express IP Core v11.0.0 1.4. R-Tile IP for PCI Express IP Core v10.0.0 1.5. R-Tile IP for PCI Express IP Core v9.0.0 1.6. R-Tile IP for PCI Express IP core v8.0.0 1.7. R-Tile IP for PCI Express IP Core v7.0.0 1.8. R-Tile IP for PCI Express IP Core v6.0.0 1.9. R-Tile IP for PCI Express IP Core v5.0.0 1.10. R-Tile IP for PCI Express IP Core v4.0.0 1.11. R-Tile IP for PCI Express IP Core v3.0.0 1.12. R-Tile IP for PCI Express IP Core v2.0.0 1.13. R-Tile IP for PCI Express IP Core v1.0.0 1.14. R-Tile IP for PCI Express IP Core v1.0.0 1.15. R-Tile IP for PCI Express User Guide Archives
1. R-Tile IP for PCI Express IP Core Release Notes

1.7. R-Tile IP for PCI Express IP Core v7.0.0

Table 13.  v7.0.0 2022.09.26
Quartus® Prime Version Description Impact
22.3 Enhancements to the Debug Toolkit. The Debug Toolkit IP Parameter Editor enhancements allow better visibility of the debug information. The option to save debug information to a file is now available.
SR-IOV design example support. Added support for the SR-IOV design example generation from the IP Parameter Editor. Refer to the R-Tile Avalon Streaming Intel FPGA IP for PCI Express Design Example User Guide for details.
Support for -3 devices. Added IP support for -3 devices with an Application frequency up to 300 MHz.
Table 14.  R-tile Avalon Streaming IP for PCIe Support Matrix for Agilex™ 7 DevicesEP = Endpoint, RP = Root Port, BP = TLP Bypass. Support level keys: S = simulation, C = compilation, T = timing, H = hardware, N/A = configuration not supported.
Configuration PCIe IP Support Timing Support
EP RP BP UP/DN -1 -2 -3
16-channel PIPE Direct N/A N/A N/A 500 MHz 500 MHz N/A
Gen5 x16 1024-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x16 1024-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen3 x16 1024-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x16 512-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x16 512-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen5 x8/x8 512-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x8/x8 512-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen3 x8/x8 512-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x8/x8 256-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x8/x8 256-bit (*) SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen5 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen4 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x4/x4/x4/x4 256-bit SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Gen4 x4/x4/x4/x4 128-bit (*) SCTH SCTH SCTH 500 MHz 500 MHz N/A
Gen3 x4/x4/x4/x4 128-bit (*) SCTH SCTH SCTH 300 MHz 300 MHz 300 MHz
Note: (*) These configurations are only available in devices with the suffix R2 in their OPN numbers. For additional details on OPN decoding, refer to Agilex™ 7 FPGAs and SoCs Device Overview.
Level Two Title