F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide

ID 683281
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Give Feedback

2.2.6. IOPLL

The IOPLL Intel FPGA IP generates a 250 MHz clock from a 100 MHz reference clock. The 250 MHz clock is the sampling clock (sampling_clk) for the deterministic latency measurement. For more information, refer to IOPLL Intel FPGA IP Core.