SDI II Intel® Arria 10 FPGA IP Design Example User Guide

ID 683209
Date 3/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

1.3. Generating the Design

Configure the SDI II Intel® FPGA IP parameter editor in the Intel® Quartus® Prime software to generate the design examples.
Figure 3. Generating the Design Flow
  1. Create a project targeting the Intel® Arria® 10 device family and select the desired device.
  2. In the IP Catalog, locate and double-click SDI II Intel® FPGA IP. The New IP Variant or New IP Variation window appears.
  3. Specify a top-level name for your custom IP variation. The parameter editor saves the IP variation settings in a file named <your_ip>.ip /<your_ip>.qsys.
  4. Click OK. The parameter editor appears.
  5. On the IP tab, select your desired IP settings. The generated design example is based on your settings.
  6. On the Design Example tab, select Simulation to generate the testbench, and select Synthesis to generate the hardware design example.
    You must select at least one of these options to generate the design example files.
  7. For Generate File Format, select Verilog or VHDL.
  8. For Select Board, select the relevant FPGA development kit. You may change the target device using the Change Target Device parameter if your board revision does not match the grade of the default targeted device.
  9. For Select Daughter Card, select Nextera VIDIO 12G-SDI FMC card or Terasic FMC card to pair with an Intel FPGA development kit. If you choose not to use a development kit or use your own custom kit, this parameter will be grayed out, and the generated design will use the on-board SMB pin as a serial data pin.
  10. Click Generate Example Design.

Did you find the information on this page useful?

Characters remaining:

Feedback Message