Embedded Memory FPGA IPs Release Notes: RAM: 1-PORT, RAM: 2-PORT, RAM: 4-PORT, ROM: 1-PORT, and ROM: 2-PORT

Download PDF
ID 683110
Date 8/04/2025
Public
Document Table of Contents
Document Table of Contents x
1. Embedded Memory FPGA IPs Release Notes: RAM: 1-PORT, RAM: 2-PORT, RAM: 4-PORT, ROM: 1-PORT, and ROM: 2-PORT
1. Embedded Memory FPGA IPs Release Notes: RAM: 1-PORT, RAM: 2-PORT, RAM: 4-PORT, ROM: 1-PORT, and ROM: 2-PORT x
1.1. RAM: 1-PORT 1.2. RAM: 2-PORT 1.3. RAM: 4-PORT 1.4. ROM: 1-PORT 1.5. ROM: 2-PORT
1.1. RAM: 1-PORT x
1.1.1. RAM: 1-PORT FPGA IP v20.1.1 1.1.2. RAM: 1-PORT Intel® FPGA IP v20.1.0 1.1.3. RAM: 1-PORT Intel® FPGA IP v20.0.0 1.1.4. RAM: 1-PORT Intel® FPGA IP v19.2.0 1.1.5. RAM: 1-PORT Intel® FPGA IP v18.0
1.2. RAM: 2-PORT x
1.2.1. RAM: 2-PORT FPGA IP v20.6.0 1.2.2. RAM: 2-PORT FPGA IP v20.5.0 1.2.3. RAM: 2-PORT Intel® FPGA IP v20.4.1 1.2.4. RAM: 2-PORT Intel® FPGA IP v20.4.0 1.2.5. RAM: 2-PORT Intel® FPGA IP v20.2.0 1.2.6. RAM: 2-PORT Intel® FPGA IP v20.1.0 1.2.7. RAM: 2-PORT Intel® FPGA IP v20.0.0 1.2.8. RAM: 2-PORT Intel® FPGA IP v19.2.0 1.2.9. RAM: 2-PORT Intel® FPGA IP v19.1 1.2.10. RAM: 2-PORT Intel® FPGA IP v18.1 1.2.11. RAM: 2-PORT Intel® FPGA IP v18.0
1.3. RAM: 4-PORT x
1.3.1. RAM: 4-PORT FPGA IP v20.1.1 1.3.2. RAM: 4-PORT Intel® FPGA IP v20.1.0 1.3.3. RAM: 4-PORT Intel® FPGA IP v20.0.0 1.3.4. RAM: 4-PORT Intel® FPGA IP v19.2.0 1.3.5. RAM: 4-PORT Intel® FPGA IP v19.1 1.3.6. RAM: 4-PORT Intel® FPGA IP v18.0
1.4. ROM: 1-PORT x
1.4.1. ROM: 1-PORT FPGA IP v20.2.2 1.4.2. ROM: 1-PORT Intel® FPGA IP v20.2.1 1.4.3. ROM: 1-PORT Intel® FPGA IP v20.2.0 1.4.4. ROM: 1-PORT Intel® FPGA IP v20.1.0 1.4.5. ROM: 1-PORT Intel® FPGA IP v20.0.0 1.4.6. ROM: 1-PORT Intel® FPGA IP v19.2.0 1.4.7. ROM: 1-PORT Intel® FPGA IP v19.1 1.4.8. ROM: 1-PORT Intel® FPGA IP v18.0
1.5. ROM: 2-PORT x
1.5.1. ROM: 2-PORT FPGA IP v20.1.1 1.5.2. ROM: 2-PORT Intel® FPGA IP v20.1.0 1.5.3. ROM: 2-PORT Intel® FPGA IP v20.0.0 1.5.4. ROM: 2-PORT Intel® FPGA IP v19.2.0 1.5.5. ROM: 2-PORT Intel® FPGA IP v18.1 1.5.6. ROM: 2-PORT Intel® FPGA IP v18.0
1. Embedded Memory FPGA IPs Release Notes: RAM: 1-PORT, RAM: 2-PORT, RAM: 4-PORT, ROM: 1-PORT, and ROM: 2-PORT

1.3.3. RAM: 4-PORT Intel® FPGA IP v20.0.0

Table 29.  v20.0.0 2019.12.16
Quartus® Prime Version Description Impact
19.4 In the Quartus® Prime Pro Edition software version 19.3 version of the IP, you may encounter Error (272006): Parameter OPTIMIZATION_OPTION can only be set to AUTO for device family <device_family> during synthesis. This error occurs in designs that include embedded memory IPs with the RAM_BLOCK_TYPE set to M20K and that have been upgraded from version 19.2. This issue has been fixed in Quartus® Prime Pro Edition version 19.4.1. You are required to perform IP upgrade for this fix. Refer to the KDB page for more information.
Related Information
Level Two Title