Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.2. Clocking Scheme

Figure 15. Clocking Scheme for 10M/100M/1G/2.5G/10G Ethernet Design Example