Xccela Bus Memory Controller IP for AP Memory Xccela PSRAM

Block Diagram

Solution Type: Qsys Component

End Market: Automotive, Broadcast, Computer & Storage, Consumer, Industrial, Medical, Military, Test & Measurement, Wireless, Wireline

Evaluation Method: OpenCore Plus

Technology: Memory Interfaces and Controllers: SDRAM

Arria Series: Intel® Arria® 10, Intel® Arria® 10 SoC

Cyclone Series: Intel® Cyclone® 10: Intel® Cyclone® 10 GX, Intel® Cyclone® 10 LP

MAX Series: Intel® MAX® 10

Stratix Series: Intel® Stratix® 10

Overview

Synaptic Laboratories Limited (SLL) Xccela Bus Memory Controller (XBMC) IP currently supports 6 different xSPI PSRAM from AP Memory. SLL has physically qualified the first Xccela PSRAM devices from AP Memory with XBMC IP. Free long term evaluation licenses of S/Labs XBMC IP will be available soon to all Intel customers for use on COTS and proprietary FPGA boards! Please contact S/Labs to participate in our Early Access Program to test Xccela PSRAM in your project today. -- QUALIFICATION STATUS as of June 2019. Physically validated: APS6408L‐OBx. Validated in simulator: APS3208L-OBx, APS3208L-3OBx, APS6408L-3OBx, APS6408L-3OBx, APS12808L-OBx, and APS12808L-3OB. Support planned for: APS25608A-OBx and APS51208L-OBx.

Features

  • Synaptic Labs is collaborating with AP Memory to physical qualify many of AP Memory's Xccela PSRAM devices.
  • Supports full 200 MHz @ 1.8v and 133 MHz @ 3.0v clock speeds on Cyclone 10 GX, Arria 10, Arria 10 SoC, Stratix 10 and Stratix 10 SoC.
  • Automatically configures the Xccela devices at power on, PSRAM immediately available for read/write access without a customer boot loader.
  • Internal clock-crossing logic to reduce circuit area of customer's design.

Device Utilization and Performance

Starting from around 400 4-to-1 logic elements, SLL's XBMC is many times smaller than any DDRx SDRAM controller IP available for Intel FPGA. -- Furthermore, x8 Xccela PSRAM requires ~3x less pins than x8 DDRx, making it ideal in resource constrained designs. -- Nios II software performance on Xccela PSRAM @ 150 MHz is highly competitive with 16-bit DDR3 @ 333 MHz, and is up to around 1.5x faster than 16-bit SDR SDRAM @ 100 MHz.

Getting Started

Contact info@synaptic-labs.com to participate in our Early Access Program for Xccela Bus Memory Controller IP with Avalon Interface.

IP Quality Metrics

Basic
Year IP was first released2019
Latest version of Quartus supported18.0
Altera Customer Use
IP has been successfully implemented in production with at least one customerN
Deliverables

Customer deliverables include the following:

  • Design file (encrypted source code or post-synthesis netlist)
  • Simulation model for ModelSim Altera edition
  • Timing and/or layout constraints
  • Testbench or design example
  • Documentation with revision control
  • Readme file
Y
Any additional customer deliverables provided with IP
Simulation model available for free upon request.
Parameterization GUI allowing end user to configure IPY
IP core is enabled for OpenCore Plus SupportY
Source language
Verilog
Testbench languageVerilog; VHDL
Software drivers providedY
Driver OS supportNios II HAL
Implementation
User InterfaceAvalon-MM
IP-XACT Metadata includedN
Verification
Simulators supportedIntel Edition of Modelsim
Hardware validated Y. Altera Board Name A modified Cyclone 10 LP Evaluation Kit
Industry standard compliance testing performed
N
If No, is it planned?N
Interoperability
IP has undergone interoperability testing
Y
Interoperability reports available  N

Design Solutions Network Members provide products and/or services that are sold or licensed by the Member and not Intel® or its affiliates. Intel® and its affiliates hereby disclaim any express or implied warranty of any kind including warranties of merchantability, noninfringement of intellectual property, or fitness for any particular purpose with respect to any such products and/or services.