The Reed Solomon II Intel® FPGA intellectual property (IP) core offers a fully parameterizable Reed Solomon encoder and decoder. These encoders and decoders are widely used for error detection and correction in a wide range of digital signal processing (DSP) applications for storage, retrieval, and transmission of data. The Reed Solomon II Intel FPGA IP core is designed to support optical transport network (OTN) applications.
Reed Solomon II Intel® FPGA IP Core
Number of symbols per code word (range: 204 to 255)
User Guide
Reference Design
Release Notes
For technical support on this IP core, please visit Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center.