Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Alder Lake
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Intel® FPGA, SoC FPGA and CPLD
  3. Intel® FPGA Intellectual Property
  4. Digital Signal Processing IP Cores
  5. 5G LDPC Intel® FPGA IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

5G LDPC Intel® FPGA IP

Low-density parity-check (LDPC) codes are linear error correcting codes that help you to transmit and receive messages over noisy channels. The 5G LDPC and LDPC-V Intel® FPGA IP implement LDPC codes compliant with the 3rd Generation Partnership Project (3GPP) 5G specification for integration in your wireless design. LDPC codes offer better spectral efficiency than Turbo codes and support the high throughput for 5G new radio (NR).

The 5G LDPC-V IP is a complete channel coding IP, optimized for virtual radio access networks (vRAN) and includes the 5G LDCP IP core.

5G LDPC Intel® FPGA IP user guide ›

5G LDPC-V Intel® FPGA IP user guide ›

5G LDPC Intel® FPGA IP

  • Overview

Overview of the 5G LDPC-V Intel® FPGA IP Encoder and Decoder.

Product Features

IP Functionality

  • Encode and decode supported
  • CRC checker module (CRC24B without concatenation)
  • Rate matcher
  • Per-block modifiable code block length and code rate
  • 5G LDPC-V Lite option for reduced resource usage
  • Improved block-error rate (BLER) performance for high reliability signal-to-noise ratios (SNRs) for ultra-reliable low-latency communications (URLLC)
  • Derate matcher
  • By passable hybrid automatic repeat request (HARQ) block
  • Code block segmentation CRC module (CRC24B without concatenation)
  • Per-block modifiable code block length, code rate, and maximum number of iterations
  • Configurable input precision
  • Layered decoder scheduling architecture to double the speed of convergence compared to non-layered architecture
  • Early termination based on the syndrome check using four layers or full syndrome after each iteration

Performance Specifications

  • Complies with the 3GPP 5G LDPC specification
  • No external memory requirement

User and System Interfaces

  • Avalon®-Streaming (Avalon-ST) input and output interfaces

Debug and Test Capabilities

  • Provides C and MATLAB bit-accurate models for performance simulation and RTL test vector generation
  • Testbench and example design available

IP Status

Ordering Code Status
LDPC : IP-5G-LDPC Production
LDPC-V : IP-LDPCV Production
View all Show less

Related Links

Supported Devices

  • Intel Agilex® 7 FPGAs
  • Intel® Stratix® 10 FPGAs
  • Intel® Arria® 10 FPGAs

Additional Resources

Find IP

Find the right Intel® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.

Designing with Intel® FPGA IP

Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.

IP Base Suite

Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.

Design Examples

Download design examples and reference designs for Intel® FPGA devices.

Contact Sales

Get in touch with sales for your Intel® FPGA product design and acceleration needs.

Show more Show less
Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Diversity & Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Do Not Share My Personal Information

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration and other factors. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding complicity in human rights abuses. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right.

Intel Footer Logo