Visible to Intel only — GUID: tkh1709598435636
Ixiasoft
5.4. Management Interface Signals
The management interface signals are available for the Avalon® -MM (AVMM) interface.
Signal Name | Width (Bits) | I/O Direction | Available In | Description |
---|---|---|---|---|
mm_clk | 1 | Input | Interlaken mode | Management clock. Clocks the register accesses. It is also used for clock rate monitoring and some analog calibration procedures. You must run this clock at a frequency in the range of 100 MHz–125 MHz. |
mm_read | 1 | Input | Read access to the register ports. |
|
mm_write | 1 | Input | Write access to the register ports. |
|
mm_addr | 16 | Input | Address to access the register ports. |
|
mm_rdata | 32 | Output | When mm_rdata_valid is high, mm_rdata holds valid read data. |
|
mm_rdata_valid | 1 | Output | Valid signal for mm_rdata. |
|
mm_waitrequest | 1 | Output | Busy signal for mm_readdata. | |
mm_wdata | 32 | Input | When mm_write is high, mm_wdata holds valid write data. |