Visible to Intel only — GUID: ygi1707154367552
Ixiasoft
1. About the Performance Monitor (PMON) FPGA IP
2. Introduction to the Performance Monitor (PMON) IP
3. Performance Monitor IP Functional Description
4. Creating and Parameterizing the Performance Monitor (PMON) FPGA IP
5. Performance Monitor (PMON) FPGA IP Interface Signals
6. Document Revision History for the Performance Monitor (PMON) FPGA IP User Guide
A. Performance Monitor (PMON) Library Functions
Visible to Intel only — GUID: ygi1707154367552
Ixiasoft
4.1. Creating a Quartus® Prime Pro Edition Project for the Performance Monitor (PMON) FPGA IP
You can parameterize and generate the Performance Monitor (PMON) IP using the Quartus® Prime Pro Edition software.
- Before you can generate the PMON IP, you must create a new project, as follows:
- Launch the Quartus® Prime Pro Edition software.
- Launch the New Project Wizard by clicking File > New Project Wizard.
- Type a name for your project in the Directory, Name, Top-Level Entity field.
- In the Project Type section, select Empty Project.
- In the Add Files section, click Next.
- On the Device tab, select Agilex™ 7 (F-Series/M-Series/I-Series) or Agilex™ 5 (E-Series/D-Series) as the device family.
- Under Available Devices, select your choice of device and the desired speed grade.
- Click Next and follow the Wizard's prompts to finish creating the project.
- In the IP Catalog, open Library > Memory Interfaces and Controllers.
- Click Performance Monitor FPGA IP to launch the PMON parameter editor.