GTS Serial Lite IV Intel® FPGA IP Design Example User Guide
ID
813973
Date
8/05/2024
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.3. Generating the Design
You can use the IP parameter editor in the Quartus® Prime Pro Edition software to generate the design example.
Figure 3. Generating the Design Flow
To generate the design example from the IP parameter editor:
- In the Tools > IP Catalog, locate and select GTS Serial Lite IV Intel® FPGA IP . The IP parameter editor appears.
- Specify the parameters for your design.
- Click the Generate Example Design button.
The software generates all design files in the sub-directories. You need these files to run simulation, compilation, and hardware testing.
Related Information