MIPI CSI-2 Intel® FPGA IP Design Example User Guide

Download PDF
ID 813931
Date 3/30/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. MIPI CSI-2 Intel® FPGA IP Design Example Quick Start Guide 2. MIPI CSI-2 Intel® FPGA IP Design Example 3. Document Revision History for the MIPI CSI-2 Intel® FPGA IP Design Example User Guide
1. MIPI CSI-2 Intel® FPGA IP Design Example Quick Start Guide x
1.1. Generating the Design 1.2. Simulating the Design 1.3. Directory Structure 1.4. Compiling the Design
1.1. Generating the Design x
1.1.1. Design Example Parameters
2. MIPI CSI-2 Intel® FPGA IP Design Example x
2.1. Agilex™ 5 MIPI CSI-2 RX+TX Design 2.2. Agilex™ 5 MIPI CSI-2 RX-only Design 2.3. Software Requirements 2.4. Functional Description 2.5. Simulation
2.4. Functional Description x
2.4.1. MIPI CSI-2 Design Components 2.4.2. MIPI CSI-2 IP Design Example Reset Scheme 2.4.3. MIPI CSI-2 IP Design Example Clocking Scheme
2.5. Simulation x
2.5.1. Data Signal Checking 2.5.2. Verification 2.5.3. Display Messages 2.5.4. Plotting Waveforms 2.5.5. Structure 2.5.6. Known Limitations
2.5.5. Structure x
2.5.5.1. Top Level Testbench 2.5.5.2. PHY-Protocol Interface (PPI) Loopback 2.5.5.3. Test Generator
1. MIPI CSI-2 Intel® FPGA IP Design Example Quick Start Guide
2. MIPI CSI-2 Intel® FPGA IP Design Example
3. Document Revision History for the MIPI CSI-2 Intel® FPGA IP Design Example User Guide

2.4.3. MIPI CSI-2 IP Design Example Clocking Scheme

Table 9.  MIPI CSI-2 Intel® FPGA IP Design Example Clocking Scheme
Signal Description
tx_axi4s_clk_bridge_in_clk_clk MIPI CSI-2 AXI4-Stream video clock. This clock is for AXI4-Stream video processing input interface, video pipeline, and control and status registers in CSI-2 TX IP .
rx_axi4s_clk_bridge_in_clk_clk MIPI CSI-2 RX AXI4-Stream video clock. This clock is for AXI4- Stream video processing output interface, video pipeline and control and status registers in CSI-2 RX IP
mipi_dphy_ref_clk_0_clk MIPI D-PHY reference clock input for D-PHY PLL 0.
dphy_clock_bridge_in_clk_clk MIPI D-PHY AXI-Lite clock.
mipi_dphy_LINK0_link_core_clk_clk MIPI D-PHY RX core clock for Link 0.
mipi_dphy_LINK1_link_core_clk_clk MIPI DPHY TX core clock for Link 1.
Level Two Title