Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

Download PDF
ID 813899
Date 10/24/2025
Public
Document Table of Contents
Document Table of Contents x
1. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver 2. 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS) 3. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (GTS) with IEEE 1588v2 4. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII TBI PCS and Embedded PMA Signals (LVDS I/O) with IEEE 1588v2 5. Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs Archives 6. Document Revision History for the Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs
1. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver x
1.1. Quick Start Guide 1.2. Design Example Description
1.1. Quick Start Guide x
1.1.1. Directory Structure 1.1.2. Generating the Design Example 1.1.3. Simulating the Design Example Testbench 1.1.4. Compiling and Configuring the Design Example in Hardware
1.1.2. Generating the Design Example x
1.1.2.1. Design Example Parameters
1.2. Design Example Description x
1.2.1. Features 1.2.2. Hardware and Software Requirements 1.2.3. Functional Description 1.2.4. Simulation 1.2.5. Hardware Testing 1.2.6. Interface Signals
1.2.3. Functional Description x
1.2.3.1. Design Components 1.2.3.2. Clock Signals
1.2.4. Simulation x
1.2.4.1. Testbench
1.2.5. Hardware Testing x
1.2.5.1. Test Procedure
2. 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS) x
2.1. Quick Start Guide 2.2. Design Example Description
2.1. Quick Start Guide x
2.1.1. Directory Structure 2.1.2. Generating the Design Example 2.1.3. Simulating the Design Example Testbench 2.1.4. Compiling the Design Example
2.1.2. Generating the Design Example x
2.1.2.1. Design Example Parameters
2.2. Design Example Description x
2.2.1. Features 2.2.2. Hardware and Software Requirements 2.2.3. Functional Description 2.2.4. Simulation 2.2.5. Interface Signals
2.2.3. Functional Description x
2.2.3.1. Design Components 2.2.3.2. Clock Signals
2.2.4. Simulation x
2.2.4.1. Testbench
3. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (GTS) with IEEE 1588v2 x
3.1. Quick Start Guide 3.2. Design Example Description
3.1. Quick Start Guide x
3.1.1. Directory Structure 3.1.2. Generating the Design Example 3.1.3. Simulating the Design Example Testbench 3.1.4. Compiling the Design Example in Hardware
3.1.2. Generating the Design Example x
3.1.2.1. Design Example Parameters
3.2. Design Example Description x
3.2.1. Features 3.2.2. Hardware and Software Requirements 3.2.3. Functional Description 3.2.4. Simulation 3.2.5. Hardware Testing 3.2.6. Interface Signals
3.2.3. Functional Description x
3.2.3.1. Design Components 3.2.3.2. Clock Signals
3.2.4. Simulation x
3.2.4.1. Testbench
3.2.5. Hardware Testing x
3.2.5.1. Test Procedure
4. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII TBI PCS and Embedded PMA Signals (LVDS I/O) with IEEE 1588v2 x
4.1. Quick Start Guide 4.2. Design Example Description
4.1. Quick Start Guide x
4.1.1. Directory Structure 4.1.2. Generating the Design Example 4.1.3. Simulating the Design Example Testbench 4.1.4. Compiling the Design Example
4.1.2. Generating the Design Example x
4.1.2.1. Design Example Parameters
4.2. Design Example Description x
4.2.1. Features 4.2.2. Hardware and Software Requirements 4.2.3. Functional Description 4.2.4. Simulation 4.2.5. Interface Signals
4.2.3. Functional Description x
4.2.3.1. Design Components 4.2.3.2. Clock Signals
4.2.4. Simulation x
4.2.4.1. Testbench
1. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver
2. 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS)
3. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (GTS) with IEEE 1588v2
4. 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII TBI PCS and Embedded PMA Signals (LVDS I/O) with IEEE 1588v2
5. Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs Archives
6. Document Revision History for the Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

6. Document Revision History for the Triple-Speed Ethernet IP Design Example User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

Document Version Quartus® Prime Version IP Version Changes
2025.10.24 25.3 10.0.0
  • Updated Design Components table for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver to add Use HVIO PLL, Enable Clkrx Recovery Logic, and Enable PHY Debug Master Endpoint options.
  • Updated Test Procedure topic for Hardware Testing for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver to include steps for performing external loopback testing and serial internal loopback testing.
  • Updated the Testbench File Description table for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver to include testbench scripts directory/files for single-channel simulation.
  • Updated Generating the Design Example topic for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver to include steps to generate single channel and multi channel designs.
  • Updated Steps to Simulate the Testbench table for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver to include the command lines for single channel and multichannel designs.
  • Updated Features topic for 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS) design example to add support for single port.
  • Added lvds_rx_dpa_locked and rx_recv_clk_in_locked_n signals in the 10/100/1000Mb Ethernet MAC with 1000BASE-X/ SGMI PCS figure.
  • Updated Functional Description topic for 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS) to add a note about multiport and single port support.
2025.08.04 25.1.1 9.0.0
  • Updated Block Diagram—10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver diagram.
  • Added 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII 2XTBI PCS and Embedded PMA Signals (GTS Direct PHY) with IEEE 1588v2 design example.
  • Added 10/100/1000 Ethernet MAC without Internal FIFO Buffers with 1000BASE-X/SGMII TBI PCS and Embedded PMA Signals (LVDS I/O) with IEEE 1588v2 design example.
  • Added Reset Release IP in the Design Components table for 10/100/1000 ethernet MAC design example with 1000BASE-X/SGMII 2XTBI PCS with GTS transceiver.
2025.04.07 25.1 8.0.0
  • Updated the following topics in the 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver:
    • Added a note about Agilex™ 3 device support in the Quick Start Guide topic.
    • Updated Procedure to Generate Design Example in the Generating the Design Example topic:
      • Updated the preset name to 10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS and PMA(GTS) (Agilex 5, Agilex 3).
      • Added a step to select the Target Development Kit for Agilex™ 3 device.
    • Updated the description for None option for Select Board parameter in the Parameters in the Example Design Tab table.
    • Added a note about Agilex™ 3 device hardware support in the Compiling and Configuring the Design Example in Hardware.
    • Added a note about Agilex™ 3 device hardware support in the Hardware and Software Requirements in the 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver design example.
    • Added MDIO Module for MAC Options component in the Design Components table.
  • Updated the following topics in the 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS):
    • Updated Procedure to Generate Design Example in the Generating the Design Example topic:
      • Updated the preset name to Multi channel Triple Speed Ethernet MAC PCS Example Design (LVDS) (Agilex 5, Agilex 3).
    • Updated Design Components table to include Interface in the Core Configuration component.
2024.10.07 24.3 6.0.0 Added a new design example variant: 10/100/1000 Multiport Ethernet MAC Design Example with 1000BASE-X/SGMII PCS and Embedded PMA (LVDS).
2024.07.08 24.2 5.0.0
  • Updated the description in the Quick Start Guide topic.
  • Updated Development Stages for the Design Example figure.
  • Added a note about the Agilex™ 5 D-Series FPGAs and SoCs support in the Quick Start Guide topic.
  • Updated Directory Structure for the Design Example figure.
  • Updated Testbench File Description table.
  • Updated Generating the Design Example topic to include the steps to select the Agilex™ 5 FPGA E-Series 065B Premium Development Kit (ES1) target development kit.
  • Updated Parameters in the Example Design Tab table.
  • Removed VCS* from Steps to Simulate the Testbench table.
  • Added Compiling and Configuring the Design Example in Hardware topic.
  • Updated the following for 10/100/1000 ethernet MAC design example with 1000BASE-X/SGMII 2XTBI PCS with GTS transceiver:
    • Features topic.
    • Hardware and Software Requirements topic.
    • Block Diagram—10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver.
    • Updated PCS/Transceiver Options in the Design Components table.
    • Updated Block Diagram of the 10/100/1000Mb Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver Simulation Testbench figure.
    • Added Hardware Testing, Test Procedure topic.
  • Updated description for pll_refclk0 and reg_clk signals in the Interface Signals for 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with GTS Transceiver table.
2024.04.01 24.1 4.0.0 Initial release.
Level Two Title