6.1. Synthesis Tool
6.2. Device Resource Reports
6.3. Quartus® Prime Message
6.4. Design Assistant Design Rule Checking
6.5. Timing Constraints and Analysis
6.6. Area and Timing Optimization
6.7. Preserving Performance and Reducing Compilation Time
6.8. Designing with Hyperflex®
6.9. Simulation
6.10. Power Analysis
6.11. Design Implementation, Analysis, Optimization and Verification Revision History
5.3.2.2. Simultaneous Switching Noise
Number |
Done? |
Checklist Item |
---|---|---|
1 |
Break out large bus signals on board layers close to the device to reduce cross talk. |
|
2 |
Route traces orthogonally if two signal layers are next to each other, if possible. Use a separation of two to three times the trace width. |
SSN is a concern when too many pins (in close proximity) change voltage levels at the same time. Noise generated by SSN can reduce the noise margin and cause incorrect switching. Although SSN is dominant on the device package, plan the board layout according to the board layout recommendations in the PCB guidelines can help with noise reduction.
Related Information