Intel® Simics® Simulator for Intel® FPGAs: Agilex™ 5 E-Series Virtual Platform User Guide

ID 786901
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.4. MPFE Subsystem

The following table lists the support status of components integrated into the MPFE subsystem. The table also shows any component limitations in the component and the object created in the Intel® Simics® model of the Agilex™ 5 E-Series HPS.

Table 16.  Support Status of Components Integrated into the MPFE Subsystem and Their Limitations
Component Supported? Support Status | Limitations | Objects
MPFE Subsystem Yes
  • Limitation: This is just a memory stub model with read/write capability that works as a simple interceptor for memory access, which is cache coherent on the interfaces.
  • Object: system.board.fpga.soc_inst.hps_subsys.agilex_hps.mpfe