Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.2. VREF Sources and Input Standards Grouping

Consider these VREF sources guidelines.

M-Series devices support internal VREF sources. Each I/O lane in the bank also has its own internal VREF generator. You can configure VREF generator in the External Memory Interfaces Intel® FPGA IP and PHY Lite for Parallel Interfaces Intel® FPGA IP.

In each I/O lane, adhere to the input standards grouping to ensure all input pins in the I/O lane use the same internal VREF source.

Table 19.  Input Standards Groups Per I/O Lane
Group Input Standards Mix within I/O Lane
Group 1
  • POD12
  • 1.2 V True Differential Signaling
  • 1.2 V LVCMOS
  • Differential POD12
Group 2
  • POD11
  • 1.1 V True Differential Signaling
  • 1.1 V LVCMOS
  • Differential POD11
Group 3
  • SSTL-12
  • HSTL-12
  • HSUL-12
  • 1.2 V True Differential Signaling
  • 1.2 V LVCMOS
  • Differential SSTL-12
  • Differential HSTL-12
  • Differential HSUL-12
Group 4
  • LVSTL11
  • LVSTL700
  • 1.1 V LVCMOS
  • Differential LVSTL11
  • Differential LVSTL700
Group 5
  • LVSTL105
  • LVSTL700
  • 1.05 V LVCMOS
  • Differential LVSTL105
  • Differential LVSTL700