Intel® FPGA AI Suite: IP Reference Manual

ID 768974
Date 4/05/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B. Intel® FPGA AI Suite IP Reference Manual Document Revision History

Document Version Intel® FPGA AI SuiteVersion Changes
2023.04.05 2023.1
  • Added ChannelToSpace, DepthToSpace, and PixelShuffle to " Intel® FPGA AI Suite Layer / Primitive Ranges".
  • Added enable_debug to " Intel® FPGA AI Suite IP Block Configuration and Interfaces".
  • Added description of enable_round_clamp activation parameter where needed.
  • Added "Input Transform Mapping".
  • Added output transform mapping information to "Output Tensor In-Memory Format".
  • Renamed thedlac command. The Intel® FPGA AI Suite compiler command is now dla_compiler.
  • Updated "Model Performance" with Version 2023.1 values.
  • Updated the Intel® Agilex™ product family name to "Intel Agilex® 7."
2023.02.03 2022.2
  • Correct the description of the -bgr option of the AOT splitter utility.
2022.12.23 2022.2
  • Added SqueezeNet to the list of supported models.
  • Added the family architecture description file global parameter.
  • Removed the --family IP generation utility command option.



  • Removed references to HLS generation.
  • Updated descriptions of parameters in the .arch file.
  • Added a Model Performance section.



  • Added information for Intel® Agilex™device support.
  • Added information for MobileNet v3 support.



  • Various corrections and updates.



  • Renamed Intel® FPGA AI Suite IP Core to Intel® FPGA AI Suite IP".



  • Initial release.