F-Tile 25G Ethernet Intel® FPGA IP User Guide

ID 750198
Date 2/09/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.2. 25 GbE TX PCS

The TX PCS datapath consists of:
  • TX PCS encoder—encodes the data from the PMA interface.
  • TX PCS scrambler—enables the data to be scrambled. Channels do not lock correctly if the data is not scrambled.
  • Alignment insertion—the TX PCS interface inserts alignment markers when Enable RS-FEC parameter is enabled.
  • Striper—enables logically sequential data to be segmented to increase data throughput.