1.4. F-Tile PMA/FEC Direct PHY Multirate Intel® FPGA IP v4.1.0
Quartus® Prime Pro Edition Version | Description | Impact |
---|---|---|
24.1 | Fixed bug related to soft CSR reset acknowledge read back in the datapath Avalon® memory-mapped interface (reconfig_pdp). |
You must regenerate the IP if you are using the soft CSR registers for reset and reset acknowledgment. |
Added Agilex™ 9 device family support. | — | |
Some Intel® FPGA IP products that previously included a Nios® II processor now use a Nios® V processor. If you do not have a valid Nios® V license, you might receive an error message when you generate programming files for a design that includes these Intel® FPGA IP products. |
For details and a workaround, refer to Why do I get an error in generating programming files and it shows as invalid license for Nios® V Processor for Intel® FPGA in the Quartus® Prime Pro Edition software version 24.1? in the Intel® FPGA Knowledge Base. |