AN 964: Signal Tap Tutorial for Intel Agilex® 7 Partial Reconfiguration Designs
ID
710463
Date
10/02/2023
Public
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
2.4.2.2. Add Storage Parameters
Storage parameters define the number of samples the Signal Tap Logic Analyzer captures and stores, how to organize this samples, and the location of the sample with respect to the trigger activation.
- In Sample Depth, select 128.
- In Storage Qualifier, set Type as Continuous.
- In Trigger Position, select Center Trigger Position.
Figure 24. Acquisition Settings for Tutorial