AN 964: Signal Tap Tutorial for Intel® Agilex™ Partial Reconfiguration Design
ID
710463
Date
2/25/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
3.1. Waveforms for Slow Implementation
In the Figure, signals led_three_on and led_two_on show a rising edge one clock cycle after counter[27] has a rising edge.
Figure 27. Slow Implementation