AN 964: Signal Tap Tutorial for Intel® Agilex™ Partial Reconfiguration Design

ID 710463
Date 2/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2.2. Step 2: Preparing the Base Revision

To prepare the base revision, extend the debug fabric to the PR regions that you want to debug.
To extend the debug fabric to the PR regions that you want to debug:
  1. Instantiate the SLD JTAG Bridge Agent in the static region
  2. Instantiate the SLD JTAG Bridge Host in the default persona of the PR region
For the debug logic to be function properly after partial reconfiguration, the design needs a reset signal. To add a reset signal to the design:
  1. Instantiate the Reset Release Intel FPGA IP in the static region
  2. Instantiate the Intel Configuration Reset Release Endpoint to Debug Logic IP in the PR region.
The Reset Release Intel FPGA IP generates the reset signal for the Configuration Reset Release Endpoint to Debug Logic IP.