2.1. Agilex™ 7 F-Tile DisplayPort SST Parallel Loopback Design Features
2.2. Agilex™ 7 F-Tile DisplayPort SST TX-only Design Features
2.3. Agilex™ 7 F-Tile DisplayPort SST RX-only Design Features
2.4. Design Components
2.5. Clocking Scheme
2.6. Interface Signals and Parameters
2.7. Simulation Testbench
4.4.3.1.1. HDCP Key Mapping from DCP Key Files
The following sections describes the mapping of the HDCP production keys stored in DCP key files into the wire array of the HDCP kmem files.