F-Tile DisplayPort Intel® FPGA IP Design Example User Guide
ID
709308
Date
10/21/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2. Parallel Loopback Design Examples
The DisplayPort Intel FPGA IP design examples demonstrate parallel loopback from DisplayPort RX instance to DisplayPort TX instance without a Pixel Clock Recovery (PCR) module.
Design Example | Designation | Data Rate | Channel Mode | Loopback Type |
---|---|---|---|---|
DisplayPort SST parallel loopback without PCR | DisplayPort SST | RBR, HRB, HRB2, HBR3, UHBR10 | Simplex | Parallel without PCR |
DisplayPort SST parallel loopback with AXIS Video Interface | DisplayPort SST | RBR, HRB, HRB2, HBR3, UHBR10 | Simplex | Parallel with AXIS Video Interface |