F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 11/04/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: hls1633077010815

Ixiasoft

Document Table of Contents

7.2.2. Programming the Design into an Intel FPGA

After you enable the F-Tile transceiver toolkit parameters in the F-Tile PMA/FEC Direct PHY Intel® FPGA IP design, you can compile, and generate the programming files. You can then program the design into an Intel FPGA.