F-Tile JESD204C Intel® FPGA IP Release Notes

Download PDF
ID 683862
Date 4/05/2024
Public
Document Table of Contents
Document Table of Contents x
1. F-Tile JESD204C Intel® FPGA IP Release Notes 2. JESD204C Intel® FPGA IP User Guide Archives
1. F-Tile JESD204C Intel® FPGA IP Release Notes x
1.1. F-Tile JESD204C Intel® FPGA IP v2.2.0 1.2. F-Tile JESD204C Intel® FPGA IP v2.1.0 1.3. F-Tile JESD204C Intel® FPGA IP v2.0.2 1.4. F-Tile JESD204C Intel® FPGA IP v2.0.0 1.5. F-Tile JESD204C Intel® FPGA IP v1.1.0 1.6. F-Tile JESD204C Intel® FPGA IP v1.0.0
1. F-Tile JESD204C Intel® FPGA IP Release Notes
2. JESD204C Intel® FPGA IP User Guide Archives

1.2. F-Tile JESD204C Intel® FPGA IP v2.1.0

Table 2.  v2.1.0 2023.06.26
Quartus® Prime Version Description Impact
23.2 For PMA speed grade 1 with FPGA fabric speed grade 2, the maximum supported data rate is 32.44032 Gbps. Regenerate your IP to use the new features.
Added a new GUI parameter, Multilink mode. When enabled, the multilink mode implements synchronization between multiple JESD204C RX IP instances.
Added the following signals for multilink mode:
  • j204c_rx_dev_emblock_align
  • j204c_rx_alldev_emblock_align
Added Agilex™ 9 support.
Level Two Title