eCPRI Intel® FPGA IP Design Example User Guide

ID 683837
Date 11/15/2022

A newer version of this document is available. Customers should click here to go to the newest version.

2.1. Features

  • Internal TX and RX serial loopback mode
  • Automatically generates fixed size packets
  • Basic packet checking capabilities
  • Ability to use System Console to test the design and reset the design for re-testing purpose

Did you find the information on this page useful?

Characters remaining:

Feedback Message