A newer version of this document is available. Customers should click here to go to the newest version.
1.1. ALTERA_CORDIC IP Core Features
- Supports fixed-point implementations.
- Supports both latency and frequency driven IP cores.
- Supports both VHDL and Verilog HDL code generation.
- Produces fully unrolled implementations.
- Produces faithfully rounded results to either of the two closest representable numbers in the output.