Clock Control Intel FPGA IP Core Release Notes

ID 683802
Date 9/28/2020
Public

1.3. Clock Control Intel Stratix 10 FPGA IP v18.0

Table 3.  v18.0 May 2018
Description Impact
Renamed Stratix 10 Clock Control IP core to Clock Control Intel Stratix 10 FPGA IP core as per Intel rebranding.
Renamed ‘falling edge’ mode to ‘negative latch’ mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message