Clock Control Intel FPGA IP Core Release Notes

ID 683802
Date 9/28/2020
Public

1.1. Clock Control Intel FPGA IP v20.0.0

Table 1.  v20.0.0 2020.09.28
Intel® Quartus® Prime Version Description Impact
20.3
  • Updated the SDC for the clock divider to specify master clocks and exclusive clock groups.
  • Allow IP to be connected within the Platform Designer using the standard Platform Designer interfaces.

Did you find the information on this page useful?

Characters remaining:

Feedback Message