Interlaken (2nd Generation) Intel Agilex® 7 FPGA IP Design Example User Guide

ID 683800
Date 6/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

1. Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 23.2
IP Version 21.1.1
The Interlaken (2nd Generation) FPGA IP core provides a simulation testbench and a hardware design example that supports compilation and hardware testing. When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware. The design example is also available for Interlaken Look-aside feature.

The testbench and design example supports NRZ and PAM4 mode for E-tile devices. The Interlaken (2nd Generation) FPGA IP core generates design examples for all supported combinations of number of lanes and data rates.

Figure 1. Development Steps for the Design Example
The Interlaken (2nd Generation) IP core design example supports the following features:
  • Internal TX to RX serial loopback mode
  • Automatically generates fixed size packets
  • Basic packet checking capabilities
  • Ability to use System Console to reset the design for re-testing purpose
  • PMA adaptation
Figure 2. High-level Block Diagram for Interlaken (2nd Generation) Design Example