HDMI Intel® FPGA IP User Guide

ID 683798
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents VIDEO_MODE_CONTROL (0x54)

Table 104.  VIDEO_MODE_CONTROL (0x54)
Name Bit(s) Access Description Reset
Reserved 31:1
Interlaced 0 RW

Set to 1 for interlaced video.

Set to 0 for progressive video.