Intel Agilex® 7 Clocking and PLL User Guide: F-Series and I-Series

ID 683761
Date 7/13/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2. Implementing I/O PLL Reconfiguration in the IOPLL Reconfig IP Core

You can enable the PLL reconfiguration circuitry for the I/O PLL through the Avalon® memory-mapped interface in the IOPLL Reconfig IP core.