Intel Agilex® 7 Configuration User Guide

ID 683673
Date 10/09/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.7.1. Functional Description

You can use theParallel Flash Loader II Intel® FPGA IP (PFL II) with an external host, such as the MAX® II, MAX® V, or Intel® MAX® 10 devices to complete the following tasks:

  • Program configuration data into a flash memory device using JTAG interface.
  • Configure the Intel Agilex® 7 device with the Avalon® -ST configuration scheme from the flash memory device.
Note: Use the Parallel Flash Loader II Intel® FPGA IP with the Avalon® -ST configuration scheme in Intel Agilex® 7 devices, not the earlier Parallel Flash Loader Intel® FPGA IP.
Note: The current implementation does not support programming two QSPI devices with two separate PFL images in a single programming cycle. To program multiple QSPI devices, you must program each QSPI flash device with a single PFL image separately.
Note: The Parallel Flash Loader II Intel® FPGA IP does not support HPS cold reset.
Note: TheParallel Flash Loader II Intel® FPGA IP is unable to drive the Avalon® streaming interface at the maximum throughput as described in Intel Agilex 7 Configuration Time Estimation .