Serial Lite IV Intel® FPGA IP User Guide

Download PDF
ID 683655
Date 2/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the Serial Lite IV Intel® FPGA IP User Guide 2. Serial Lite IV Intel® FPGA IP Overview 3. Functional Description 4. Getting Started 5. Parameters 6. Serial Lite IV Intel® FPGA IP Interface Signals 7. Designing with Serial Lite IV Intel® FPGA IP 8. Serial Lite IV Intel® FPGA IP Registers 9. Serial Lite IV Intel® FPGA IP User Guide Archives 10. Document Revision History for the Serial Lite IV Intel® FPGA IP User Guide
2. Serial Lite IV Intel® FPGA IP Overview x
2.1. Release Information 2.2. Supported Features 2.3. IP Version Support Level 2.4. Device Speed Grade Support 2.5. Resource Utilization and Latency 2.6. Bandwidth Efficiency
3. Functional Description x
3.1. TX Datapath 3.2. RX Datapath 3.3. Serial Lite IV Intel® FPGA IP Clock Architecture 3.4. Reset and Link Initialization 3.5. Link Rate and Bandwidth Efficiency Calculation
3.1. TX Datapath x
3.1.1. TX MAC Adapter 3.1.2. Control Word (CW) Insertion 3.1.3. TX CRC 3.1.4. TX MII Encoder 3.1.5. TX PCS and PMA
3.1.2. Control Word (CW) Insertion x
3.1.2.1. Start-of-burst CW 3.1.2.2. End-of-burst CW 3.1.2.3. Alignment Paired CW 3.1.2.4. Empty-cycle CW 3.1.2.5. Idle CW 3.1.2.6. Data Word
3.2. RX Datapath x
3.2.1. RX PCS and PMA 3.2.2. RX MII Decoder 3.2.3. RX CRC 3.2.4. RX Deskew 3.2.5. RX CW Removal
3.4. Reset and Link Initialization x
3.4.1. TX Reset and Initialization Sequence 3.4.2. RX Reset and Initialization Sequence 3.4.3. PMA Adaptation Flow
3.4.3. PMA Adaptation Flow x
3.4.3.1. Starting the PMA Adaptation Flow
4. Getting Started x
4.1. Installing and Licensing Intel® FPGA IP Cores 4.2. Specifying the IP Parameters and Options 4.3. Generated File Structure 4.4. Simulating Intel® FPGA IP Cores 4.5. Synthesizing IP Cores in Other EDA Tools 4.6. Compiling the Full Design
4.1. Installing and Licensing Intel® FPGA IP Cores x
4.1.1. Intel® FPGA IP Evaluation Mode
4.4. Simulating Intel® FPGA IP Cores x
4.4.1. Simulating and Verifying the Design
6. Serial Lite IV Intel® FPGA IP Interface Signals x
6.1. Clock Signals 6.2. Reset Signals 6.3. MAC Signals 6.4. Transceiver Reconfiguration Signals 6.5. PMA Signals
7. Designing with Serial Lite IV Intel® FPGA IP x
7.1. Reset Guidelines 7.2. Error Handling Guidelines 7.3. E-Tile Channel Placement Tool
1. About the Serial Lite IV Intel® FPGA IP User Guide
2. Serial Lite IV Intel® FPGA IP Overview
3. Functional Description
4. Getting Started
5. Parameters
6. Serial Lite IV Intel® FPGA IP Interface Signals
7. Designing with Serial Lite IV Intel® FPGA IP
8. Serial Lite IV Intel® FPGA IP Registers
9. Serial Lite IV Intel® FPGA IP User Guide Archives
10. Document Revision History for the Serial Lite IV Intel® FPGA IP User Guide

5. Parameters

Table 20.  IP
Parameter Value Default Description
General Design Options
XCVR Mode
  • PAM4
  • NRZ
PAM4 Select the PCS modulation mode.
Number of lanes
  • For PAM4 mode:
    • 2
    • 4
    • 6
    • 8
  • For NRZ mode:
    • 1 to 16
2 Select the number of lanes.
Transceiver reference clock frequency
  • For PAM4 mode:
    • 156.25 MHz
    • 312.5 MHz
  • For NRZ mode:
    • 138.888888 MHz to 500 MHz
156.25 MHz Specifies the transceiver's reference clock frequency.
Preserve unused transceiver channels for PAM4

Enable

Disable

 Disable Turn on to preserve unused transceiver channels for PAM4 mode.
Reference clock frequency for preserved channels 125 MHz to 500 MHz 156 MHz Set the clock frequency of reference clock for the unused preserved channels. If used, this value must be the same as the reference clock frequency that you set for other unused preserved channels in the same tile. This option is only applicable when you turn on Preserve unused transceiver channels for PAM4.
User Interface
Enable Auto Alignment

Enable

Disable

 Disable Turn on to enable automatic lane alignment feature.
Enable RSFEC

Enable

Disable

 Enable Turn on to enable the RS-FEC feature.

For PAM4 PCS modulation mode, RS-FEC is always enabled.

Enable CRC

Enable

Disable

 Disable Turn on to enable CRC error detection and correction.
Alignment Period 128-65536 128 Specifies the alignment marker period.

The value must be x2.

Streaming Mode
  • Full
  • Basic
Full Select the data streaming for the IP.

Full: This mode sends a start-of-packet and end-of-packet cycle within a frame.

Basic: This is a pure streaming mode where data is sent without a start-of-packet, empty, and end-of-packet to increase bandwidth.

Transceiver data rate
  • For PAM4 mode:
    • 32.5 Gbps
    • 40.0 Gbps
    • 53.125 Gbps
    • 56.0 Gbps
  • For NRZ with RS-FEC disabled mode:
    • 9.92 Gbps to 28.0 Gbps
  • For NRZ with RS-FEC enabled mode:
    • 10.000 Gbps to 28.0 Gbps

53.125 Gbps (PAM4)

25.0 Gbps (NRZ)

 Specifies the effective data rate at the output of the transceiver incorporating transmission and other overheads. The value is calculated by the IP by rounding up to 1 decimal place in Gbps unit.

IP Debug and Phy Dynamic Reconfiguration

Table 21.  Native Transceiver Phy
Parameter Value Default Description
Dynamic Reconfiguration
Enable dynamic reconfiguration — Enable Turn on to enable dynamic reconfiguration interface of Transceiver Native PHY.
Enable Native PHY Debug Master Endpoint

Disable

Enable

 Disable Turn on to enable the Native PHY Debug Master Endpoint and Optional Reconfiguration Logic Parameters of Transceiver Native PHY.
Optional Reconfiguration Logic
Enable capability registers

Disable

Enable

 Disable Turn on to enable capability register of Transceiver Native PHY, which provide high level information about the transceiver PLL configuration.
Set user-defined IP identifier — 0 Sets a user-defined numeric identifier that can be read from the user-identifier offset when the capability registers are enabled.

You must enable the Enable capability registers parameter to change the value for this parameter.

Enable control and status registers

Disable

Enable

 Disable Turn on to enable control and status registers of Transceiver Native PHY.

For parameters in the PMA Adaptation tab, refer to the PMA Adaptation topic in the E-Tile Transceiver PHY User Guide.

Related Information
Level Two Title