Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.0 Errata

Download PDF
ID 683637
Date 6/22/2018
Public
Document Table of Contents
Document Table of Contents x
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.0 Errata
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.0 Errata x
Flash Fallback Does Not Meet PCIe Timeout Unsupported Transaction Layer Packet Types JTAG Timing Failures May Be Reported in the FPGA Interface Manager fpgabist Tool Does Not Pass Hexadecimal Bus Numbers Properly Possible Low dma_afu Bandwidth Due to memcpy Function regress.sh -r Option Does Not Work With dma_afu Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.0 Errata Revision History
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs 1.0 Errata

Flash Fallback Does Not Meet PCIe Timeout

Description

The host may hang or report a PCIe failure after a flash failover has occurred. This issue can be seen when the user image in flash is corrupted and the configuration subsystem loads the factory image into the FPGA.

Workaround

Follow the instructions in the "Updating Flash with FPGA Interface Manager (FIM) Image using Intel Quartus Prime Programmer" section in the Intel® Acceleration Stack Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA . If the issue persists, contact your local field representative.

Status

Affects: Intel® Acceleration Stack 1.0 Production

Status: No planned fix

Related Information
Level Two Title