Nios® V Processor Reference Manual

ID 683632
Date 7/26/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. Nios® V/m Processor

The Nios® V/m processor is a microcontroller core developed by Intel based on the RISC-V instruction set and supports the functional units described in this document.

The Nios® V/m processor supports two distinct configurations:

  • Pipelined
    • Implements RV32IZicsr instruction set.
    • Supports five-stages pipelined datapath.
  • Non-pipelined
    • Implements RV32IZicsr instruction set.
    • Supports non-pipelined datapath.