R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683544
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4. Document Revision History for the R-tile Avalon® Streaming Intel FPGA IP for PCI Express Design Example User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2021.12.13 21.4 4.0.0 Added support for the Gen4 x16, Gen3 x16, Gen4 2x8 and Gen3 2x8 design examples.
2021.10.04 21.3 3.0.0 Added instructions on how to simulate the design example using the VCS* MX simulator to the section Simulating the Design Example.
2021.07.12 21.2 2.0.0 Initial release.