R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683544
Date 10/04/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.1.2. Credit Distribution

Based on the available FIFO depth, the available credit is distributed as shown below.

Table 3.  Credit Distribution for RX Credit Initialization
Credit Type Credit Initialization
Header Type Posted Non-Posted Completion
Header Credit 11 11 10
Data Credit 85 85 85
Note: Each 16 bytes of data consume one credit.