4.2.2. Intel® FPGA PTC Design Hierarchy
The Design Hierarchy tab in the Hierarchy Manager displays the dynamic power consumption for each hierarchy of the design, as entered in the Intel® FPGA Power and Thermal Calculator (PTC) data entry pages. It also lists the IP instances of your PTC design, and you can identify the instances using the IP Components column.
The Design Hierarchy allows you to enter and modify hierarchy names, import and export hierarchies, and delete unneeded hierarchy levels.
The Design Hierarchy includes the following buttons and controls:
|Button or Control
|Allows you to specify a new name for the currently selected design hierarchy.
|Allows you to delete the currently selected design hierarchy.
|Allows you to export the currently selected hierarchy to a .ptc file. The exported .ptc can be imported into a higher level of the design, or shared with another designer. The .ptc includes all data relevant to the selected hierarchy and below. The exported .ptc file includes device selection settings, but does not include settings that are global to the design, such as thermal analysis settings. To save the complete design, including all global settings, use File > Save.
|Allows you to import a previously generated Power and Thermal Calculator file, such as a .ptc file. The import appends the imported data to all existing sheets, as appropriate. To overwrite an existing design, use File > Open.
Note: If any imported global design settings conflict with the current design settings, the imported settings are ignored and an import warning message appears.
|Duplicate command (right-click)
|Allows you to right-click a hierarchy and create a duplicate copy of the hierarchy.
|Bulk Edit button
|Allows you to modify parameters of a specific hierarchical level and below if selected. All pages of the Intel® FPGA Power and Thermal Calculator reflect these changes.
For additional information, refer to Bulk Editing Hierarchies in the Intel FPGA PTC.
|Edit in IP Wizard
|Displays the IP Wizard to select, configure, and instantiate IP blocks, which are appended to your current design. For additional information about how to use the IP Wizard, refer to Intel FPGA PTC - IP Wizard.