Streaming DMA Accelerator Functional Unit User Guide: Intel FPGA Programmable Acceleration Card D5005

Download PDF
ID 683424
Date 11/04/2019
Public
Document Table of Contents
Document Table of Contents x
1. About this Document 2. Streaming DMA AFU Description 3. Memory Map and Address Spaces 4. Software Programming Model 5. Running the AFU Example 6. Compiling the Accelerator Function (AF) 7. Simulating the AFU Example 8. Streaming DMA Accelerator Functional Unit User Guide Archive 9. Document Revision History for Streaming DMA Accelerator Functional Unit User Guide
1. About this Document x
1.1. Intended Audience 1.2. Conventions 1.3. Acronyms 1.4. Acceleration Glossary
2. Streaming DMA AFU Description x
2.1. Hardware Subsystems 2.2. Streaming DMA Test System 2.3. Memory-to-Stream DMA BBB 2.4. Stream-to-Memory DMA BBB
3. Memory Map and Address Spaces x
3.1. Streaming DMA AFU Memory Map 3.2. Memory-to-Stream DMA BBB Memory Map 3.3. Stream-to-Memory DMA BBB Memory Map
5. Running the AFU Example x
5.1. Optimization for Improved DMA Performance
1. About this Document
2. Streaming DMA AFU Description
3. Memory Map and Address Spaces
4. Software Programming Model
5. Running the AFU Example
6. Compiling the Accelerator Function (AF)
7. Simulating the AFU Example
8. Streaming DMA Accelerator Functional Unit User Guide Archive
9. Document Revision History for Streaming DMA Accelerator Functional Unit User Guide

9. Document Revision History for Streaming DMA Accelerator Functional Unit User Guide

Document Version Intel Acceleration Stack Version Changes
2019.11.04 2.0.1 (supported with Intel® Quartus® Prime Pro Edition Edition 19.2)
  • Updated the description of AFU DFH and clarified the pipeline bridge names in the following sections:
    • Memory-to-Stream DMA BBB
    • Stream-to-Memory DMA BBB
  • Updated the description of 2:1 Multiplexer register in Table: Streaming DMA AFU Memmory Map.
  • Updated section Software Programming Model for minor edits.
  • Replaced the fpgaconf with fpgasupdate when configuring the FPGA with the prebuild AFU in section Running the AFU Example.
  • Modified a command to generate an AF image in section Compiling the Accelerator Function (AF).
2019.08.05 2.0 (supported with Intel® Quartus® Prime Pro Edition 18.1.2) Initial release.
Level Two Title