Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines

Download PDF
ID 683417
Date 10/29/2021
Public
Document Table of Contents
Document Table of Contents x
Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines
Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines x
Intel® Cyclone® 10 GX Pin Connection Guidelines Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX Devices Document Revision History for the Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines
Intel® Cyclone® 10 GX Pin Connection Guidelines x
Clock and PLL Pins Dedicated Configuration/JTAG Pins Optional/Dual-Purpose Configuration Pins 3V Compatible I/O Pins Differential I/O Pins External Memory Interface Pins Voltage Sensor Pins Reference Pins Supply Pins Transceiver Pins Notes to Intel® Cyclone® 10 GX Pin Connection Guidelines
Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX Devices x
Example 1— Intel® Cyclone® 10 GX Example 2— Intel® Cyclone® 10 GX
Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines

Document Revision History for the Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines

Document Version Changes
2021.10.29 Added Table: 3V Compatible I/O Pins.
2020.12.23
Removed the sentence "For better performance, isolate VCCR_GXB and VCCT_GXB from each other with at least 30 dB of isolation for a 1 MHz to 100 MHz bandwidth." from Table: Power Supply Sharing Guidelines for Intel Cyclone 10 GX with Transceiver Data Rate <= 12.5 Gbps for Chip-to-Chip Applications (Transceiver Data Rate <= 6.6 Gbps for Backplane Applications).
Note: If you have implemented this recommendation on your board and your design functions properly, you do not need to rework the board.
2019.07.01
  • Updated the connection guidelines of the TMS and TDI pins to provide more clarity.
  • Updated the connection guidelines of the INIT_DONE pin to provide more clarity.
  • Updated the connection guidelines of the VCCBAT pin to provide more clarity.
  • Updated the connection guidelines of the nPERSTL0 pin.
  • Updated the connection guidelines of the VCCP and VCC pins.
  • Updated the connection guidelines of the VCCR_GXB[L1] [C,D] and VCCT_GXB[L1] [C,D] pins.
  • Updated the connection guidelines of the GXB[L1][C,D]_RX_[0:5]p, GXB[L][1][C,D]_REFCLK_CH[0:5]p, GXB[L1][C,D]_RX_[0:5]n, and GXB[L][1][C,D]_REFCLK_CH[0:5]n pins.
  • Updated the requirement for VCCT_GXBL pin in the Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 11.3 Gbps for Chip-to-Chip Applications section.
  • Updated the Example Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 11.3 Gbps for Chip-to-Chip Applications and Example Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 12.5 Gbps for Chip-to-Chip Applications (Transceiver Data Rate <= 6.6 Gbps for Backplane Applications) figures to include grouping legend for the power rails.
Date Version Description of Changes
November 2017 2017.11.06
  • The document is no longer preliminary.
  • Added the VCCR_GXB and VCCT_GXB must be powered at the same voltage level guideline in the connection guidelines of the VCCR_GXB[L1] [C,D] and VCCT_GXB[L1] [C,D] pins.
  • Updated the voltage level supported in the connection guidelines of the VCCR_GXB[L1] [C,D] and VCCT_GXB[L1] [C,D] pins.
  • Updated the connection guidelines of the VCCIO([2][A,J,K,L], [3][A,B]) pins.
June 2017 2017.06.21
  • Added the Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 12.5 Gbps for Chip-to-Chip Applications (Transceiver Data Rate <= 6.6 Gbps for Backplane Applications.
  • Updated the nPERSTL0 pin name.
  • Updated the pin function and connection guidelines for RZQ_[#] pins.
  • Updated the pin function for the CLKUSR pin.
  • Updated the Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 11.3 Gbps for Chip-to-Chip Applications.
  • Updated the Power Supply Sharing Guidelines for Intel® Cyclone® 10 GX with Transceiver Data Rate <= 11.3 Gbps for Chip-to-Chip Applications to include a note for the DisplayPort TX electrical full compliance.
  • Removed 0.95V support from VCCERAM.
  • Removed support for partial reconfiguration.
February 2017 2017.02.13 Initial release.
Level Two Title